Design of Cache Memory Mapping Techniques for Low Power Processor

نویسندگان

  • R. Ramya
  • T. Ravi
چکیده

The use of cache memory makes the processing of access in a faster rate. The main purpose of cache memory is to give faster memory access by which the data read should be fast and at the same period d provide less expensive and types of semiconductor memories which are of large memory size. There is correspondingly main memory which is large but slow together with a smaller as well faster cache memory. The cache memory contains a copy of instruction from main memory. The processor when it needs to read from or write to in the main memory locations, it first checks whether the cache memory contains the required data. This paper presents a two level cache in which the splitting of cache level is used by which faster access time and low power consumption can be achieved. The main focus of this project is reduced access time and power consumption.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Survey on Cache Memory Design Techniques for Low Power High Performance Processor

Cache memory is an additional and fast memory unit that has to be placed between the processing unit and the physical memory. The most recently used instructions and data, where this information are needed to be accessed again are stored in cache .The use of cache memory makes the processing to be faster. As the cache memory moves away from the CPU, the access time and the size of the cache mem...

متن کامل

Leakage Power Reduction in Deep Sub Micron Sram Design - a Review

Present day electronic industry faces the major problem of standby leakage current, as the processor speed increases, there is requirement of high speed cache memory. SRAM being mainly used for cache memory design, several low power techniques are being used for SRAM cell design. Full CMOS 6T SRAM cell is the most preferred choice for digital circuits. This paper reviews various leakage power t...

متن کامل

Ultra-Low-Energy DSP Processor Design for Many-Core Parallel Applications

Background and Objectives: Digital signal processors are widely used in energy constrained applications in which battery lifetime is a critical concern. Accordingly, designing ultra-low-energy processors is a major concern. In this work and in the first step, we propose a sub-threshold DSP processor. Methods: As our baseline architecture, we use a modified version of an existing ultra-low-power...

متن کامل

An Efficient Application Specific Memory Storage and ASIP Behavior Optimization in Embedded System

Low power embedded system requires effective memory design system which improves the system performance with the help of memory implementation techniques. Application specific data allocation design pattern implements the memory storage area and internal cell design techniques implements data transition speeds. Embedded cache design is implemented with simulator and scheduling approaches which ...

متن کامل

Power/performance Advantages of Victim Buuer in High-performance Processors

In this paper, we propose several diierent data cache conngurations and analyze their power as well as performance implications on the processor. Unlike most existing work in low power microprocessor design, we explore a high performance processor with the latest innovations for performance. Using a detailed, architectural-level simulator, we evaluate full system performance using several diier...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2015